WMFW( 7 é $ Cƒnh ÿ, Wed 09 Jul 2025 15:57:07 GMT Daylight Time Ü Ö d ' ò × òì ( ò 5 ò> ò . f ò& ò ü F òf H Z $ò8 ~ Û ò9 Y ~ ò ¥ × ò
| 8 ò ‹
ô ò
´ 0 ò 0
ä ò + ò M Ž ò d ‰ € j ( ¢ ¯
4 ò
" ò
; ò! )
W b ò € ò$
B± ò&° R ò( Â ò" b ò) ª ò#V ò* '
ž B® ò3 — ® ò4
Ô ò1 ? ò0T 0 ò5 O ò7„ J ò/ 2 7 ô ¾ÞÁ U 4 è ´ í ROw !Où œÀ @ ™ =aOé =‹Ïþ™@ Pš@
á P
€™ ˜šH4™ášH Dá ¼á a™ç ™!К@™á @
€ á
š
™Ö™!ášHàHà àuštš@tš@àšHà Hàaà@š±š@Õš@àšHà@à‚gþšzø™ Õ™ ™ R SR¼™mÙ™ P™ ™ l _q{™q²™ á™ ™!á P !Où n œÀ @ @ š@™ é ’O à™Ïþ @š@à #0 ™Y@ P™ ™ Zà"Fn s€ú œ€ ¨@ zÀ ™ À @ ™ ‹€ùŒø AOÀ }ü œ¸@ š ™ ý° Ì ûÀ ú¶üê@b éý œ‘O fÊ È šÏü ý‹ƒ!À YQOù‘¢)… n€ ¬ à!™@‰À IØA€D@ # i” @™ È„ º@™{˜š GœÀ @€ ,™ÇD™™ … è– {˜™¹ÈœÀ@š m†ÙØ @ÆÅX–Úc€™ AOé È„@Ò™ @OÀ {˜ º@œÉÄš à™ š ºÀ {˜€Gœ €@™™ Ë) Ì €â © ¹™ ÇD) ™Ì  œ‰»¡O € ¬™ „™™™ a´– ‹ ,™„™‹aç ”)1™@ @^nyÙ áp Ïþþù P OÀ ~Ü œ @-™ n þ ¸¹Éš š ýþ =‚‘_”
)p
QûQOÀ O`œ_¡ À‹a‹©_;B UøÀý ™ à© œÊ™ š fÀ ÏÐ œOé þ‘ @Ïø) %2 Œ) •9 I€ ¢ ÿ™ƒ k€OéÌA À€ ýÀ ! ü þš ¸ Ì á±±± ýé!@O !æð™ ™ þ @Ï 1™ n Àš ¸ OùÁ_°fÍý š /й œ¢ý ^ ¢uùr
) ‘‚_Q¡–
_4)ñ1÷iÌ i O€À_A.nb‹a‹©_ú RQ_8 òIÔùû ’ Ì‚ôþ‘ PÏ‚ ÏÞ° œ€%@n€@ °±@¡$Ž…mfš
0´  J€aJi VÒ0 AhÒi Vh0 AVÒi Ah0 €VÒiÀ€h0 @ è 0P#‚0 ¡ H´
p ' FÐ ‚Q0P m H´ P0 %!0FÐ ßÀ0p MÀ@™ „Àý‘_ô µ8 œÀR@ œÀ @ ¬ä¬À™ ™ þI’Î’ O°*Ì *Ì ÿIx€ ü‘O I þ *ÏI*Í @Ïü¬àÀ™ `‹‚™ÿB¬à@™ 0F…€ ( à€ Àà ÿÿø šKÀýÀ O ‹€™£@ ™ ýÀ ü ! p™ @ °›˜™ œÀ ™ °›@ ™ I àà*Î
n Q ¬à ™ €° ‘ A n¡ ™ Ì ÀýÀü ! P ¬ã ™ ™ Oé¬È ™ ì™ ™ ¬ ìüí™ìЙ þ™ PÏ *°™Hü™ œ€ @ ) ’ '\€ ,I0 ý‘OôOà @` à q n I” ’þÈIÙ “ -I xI’”0 q€@ ™ à @ m OÉ™ þ À@Ï !OØ Ïþ€ ü p ª p€ ™ à ’ª NJ œ€„@ ™ БÁÀ_´_ö 1ýQž /3ƒ
P
&ƒ` 6ƒ ? 0 vƒp A_Å _æú’@œ€ €@Ïü
À™ ù"Ñ O «ð™ œÀA@ ™ Ï ` ¬¶@ œÀ ™
¡ ™ ! ¬è€ @ ‘*Ê0"A€À %l° œ
!@é™ 1O ’ Ïþü@‡4¡0
0
¡ÈÐ Ù° ¸$L 8ŒÙ° ȸ4踆€¸LŒ1Ø !è²1ȸFY@L H Ћãˆ` „d¢a‡d‡Œ†pª €š¹À
Šê††ñŸ† O Èm€ÙB¤˜‰õ‘Ò@I@m YT˜…‘@ )°%Ž€&Ž$b€í‹_`«~Úi‚•†Ân‹~‹a\˜ °Àl‘“ ‚×#a…í‘Ê … +s ºàÉ‘ v 0 ð % @
0‘‚Q0³ ì‘ à%À À>Ö@ Î oѪ¡;!ˆ² 0@ \þÑÖž ’ ˆª Ž m²#Ñ·Êí‘… ª¡… eOã –Ž 9œ€‰@dI ùK‰à!…‚S ÀA‘@ !i
(i
zŽ±fŽ%©˜ 7¢È‘ v+ ž %0 !i
(7¡fŽ©˜ {Ž%m¢ —l€Ñ‘TOæTxŽ!aŽ%e
XP '5 Ю ¸'l˜1“ U a ‚ ¹ ~À«
%Q \S žÖ Î oѪ ³‘ñ vÈdž\ ÑÖ ’ˆª»Ž mý²"
i¡‘… ªã…Ž eOѹ™DPøÈX%H—ô±€ | ž
( šŽ!iþ%o¢›©vÈ 0@ Ž ž
( šŽ!iþ%o¢›©@mvÈT•@‘!aOæe˜Ž™Ž% … Íe À
@‡$nˆ€%H%€(‹²Š Iž ÙI&’Šê •Š µê J Ø &’Š
ê Š ´‘ IIÙHŠŠ Š %h.ÑÓ ‚À, Š @ ¢!‚Uq‚T‹¨@‹% I€( ÞŠ©ž’Š Ùú % µI•Š ú ’Š Øú % ´
‘Š©¨Š IŠ Ù %šÑ™Š h.ÀÐ@ ‚.A˜Ïöhã PC€å ‚|©@,¢F‡¨A‹LŸ ŠàÈlÈM€y†€†N†5‹LÁ်ñÀ† 2 Ä
R €é’1êÇܳ š œ ó‹%M‡9O¤° (¹àSh &–€‰À€Ðèh ör‡öÓ%Èâ”J(m‘ ÐÀ vàx˜Ê—(@a©Ð‹Ž xŠ%ŠmÐ ¹à &(‰ÀUHЖ€ ö€öÓèhâr‡(m%ÈÐÀ”Jà…@[ñ‘ vÊ T@x˜Ð—( a©%‹ŽxŠŠm þ ÊEOàT êŠ0@ h€ ¦ÒF Em‚¨œ€¡'Qd}‚ˆA‚r%$9àXaI%kÀ€¿Šh ¶h
×(>†Ò\m mnŽ!D¢‡ˆ¡ý™IŒkŒ¡¸Ž aŠ%Ð œ¤ "ž›˜P$¶€ ö€öÓèhâr‡(m%ÈÐÀ”Jà…@[ñ‘ v T™Ž dŒ¡ý¡iaKŒ¸Ž áŠ%`O ¦€P ê€q@hm ¦Ò€ E¡‚Èœè'ai)‚%q‚òG$Óy&‚ià€ ‹À]© Šm–€¿×(hÒ\h
m>†Ž!m ¢‡nˆDYŒ¡ýr„ˆ'€ õ@ žœ (¸ &–€‰€Ñèh ör‡öÓ%Èâ”J(m@[ÐÀ và…Tñ‘˜Ê —(@xxÐx þÊ €Qh
‘¦hÐH8C ‹ žœ¸ &†€€€¿Ñ(9h
Fr†FÓ,Xâ„X`m‘ÐÀ väx…Ê (Ie«ÂÙŽ! Šm° œ8¸ &ž€€¿Ñ(†h
F€†FÓ9XârX`m,[ÐÀ„vä@ñ‘Ê T(Ix…«Â Ž!emÙOኀP`J¦@ €q¦Òh m þ @Ï òD Ö FIRMWARE_CS35L63 4 FW_HL_STT FIRMWARE_CS35L63_HALO_STATE <
FW_HL_HARTBAT FIRMWARE_CS35L63_HALO_HEARTBEAT <
FW_ADO_BLK_SZ FIRMWARE_CS35L63_AUDIO_BLK_SIZE € 8 FW_RFCLK_SRC FIRMWARE_CS35L63_REFCLK_SRC € D FW_PLL_RFCLK_FRQ FIRMWARE_CS35L63_PLL_REFCLK_FREQ €
D
FW_PLL_F_MCLK %FIRMWARE_CS35L63_REFCLK_PLL_FREQ_MCLK 8 FW_BOT_RASN FIRMWARE_CS35L63_BOOT_REASON € @
FW_REFCLK_DET "FIRMWARE_CS35L63_REFCLK_DETECT_32K € < FW_HW_CLCK_STT FIRMWARE_CS35L63_HW_CLOCK_STATE € @ FW_CP_MTR_ENBL !FIRMWARE_CS35L63_CPU_METER_ENABLE € D FW_MPS_OVRRN_FLG "FIRMWARE_CS35L63_MIPS_OVERRUN_FLAG € D FW_MIPS_OR_HBN $FIRMWARE_CS35L63_MIPS_OVERRUN_HB_NUM € H FW_DPLL_DB_T *FIRMWARE_CS35L63_DPLL_UNLOCK_DEBOUNCE_TYPE € H FW_DPLL_DB_CNT +FIRMWARE_CS35L63_DPLL_UNLOCK_DEBOUNCE_COUNT € 4 FW_TN_TKN FIRMWARE_CS35L63_TUNE_TOKEN ò ò
EVENT_HANDLER ò ò GPIO ò ò MAILBOX ,
QUEUE_BASE MAILBOX_QUEUE_BASE , QUEUE_LEN MAILBOX_QUEUE_LEN , QUEUE_WT MAILBOX_QUEUE_WT , QUEUE_RD MAILBOX_QUEUE_RD $ STATUS MAILBOX_STATUS ò8 ò PM < PM_TIMEOUT_TICKS PM_PM_TIMER_TIMEOUT_TICKS € , PM_CUR_STATE PM_PM_CUR_STATE 4
PM_PWR_ON_SEQ PM_POWER_ON_SEQUENCE € Ö 0 ACTIVE_SEQUENCEPM_ACTIVE_SEQUENCE €„ ÷ 4 STANDBY_SEQUENCE PM_STANDBY_SEQUENCE €„ ò° ò AUDIO_SYSTEM 4
AS_ADO_STT AUDIO_SYSTEM_AUDIO_STATE € 0
AS_LST_CMD AUDIO_SYSTEM_LAST_CMD € D AS_STA_2_SYD &AUDIO_SYSTEM_STRM_ACTIVE_TO_SYNTH_DONE € H AS_SYA_2_STA *AUDIO_SYSTEM_SYNTH_ACTIVE_TO_STREAM_ACTIVE €
D AS_PLL_RESYNC_R&AUDIO_SYSTEM_AMP_PLL_UNLOCK_RESYNC_REQ € H AS_STA_2_SYA *AUDIO_SYSTEM_STREAM_ACTIVE_TO_SYNTH_ACTIVE € ( AS_ERRRAUDIO_SYSTEM_ERROR € 8
AS_PAK_CP_LAD AUDIO_SYSTEM_PEAK_CPU_LOAD € < AS_CRRNT_CP_LAD AUDIO_SYSTEM_CURRENT_CPU_LOAD € @ AS_SYNTHSS_ENBLD AUDIO_SYSTEM_SYNTHESIS_ENABLED € " 4 AS_ADO_STTSAUDIO_SYSTEM_AUDIO_STATUS € # 0 AS_PRJCT_IDAUDIO_SYSTEM_PROJECT_ID $ 0 AS_CHNNL_IDAUDIO_SYSTEM_CHANNEL_ID % 8 AS_SNPSHT_ID AUDIO_SYSTEM_SNAPSHOT_ID ò ò MDSYNC òp ò
ULTRASONIC ò P
ULTRASONIC_EN 3ULTRASONIC_ULTRASONIC_CTRL_STRUCT_ULTRASONIC_ENABLE € ò ò PROTECT_LITE . < CAL_R_EXPECTED PROTECT_LITE_R_CALIB_0_R_REF < CAL_R_DELTA"PROTECT_LITE_R_CALIB_0_R_DELTA_MAX ˆ LCHIRP_CUR_FREQhPROTECT_LITE_DIAGNOSTICS_STRUCT_0_CALIBRATION_AND_DIAGNOSTICS_RX_CMPST_0_LINEARCHIRP_0_CURRENT_FREQUENCY | LCHIRP_FSTOP \PROTECT_LITE_DIAGNOSTICS_STRUCT_0_CALIBRATION_AND_DIAGNOSTICS_RX_CMPST_0_LINEARCHIRP_0_FSTOP |
LCHIRP_AMP `PROTECT_LITE_DIAGNOSTICS_STRUCT_0_CALIBRATION_AND_DIAGNOSTICS_RX_CMPST_0_LINEARCHIRP_0_AMPLITUDE C T CALI_TUNE_APP_EN 2PROTECT_LITE_SMART_CALIBRATION_APPROVE_TUNE_ENABLE D T CALI_NORM_EN 4PROTECT_LITE_SMART_CALIBRATION_NORMALIZE_REDC_ENABLE E L CALI_TEMP_OFFSET *PROTECT_LITE_SMART_CALIBRATION_TEMP_OFFSET F T CALI_MIN_EST_TMP 3PROTECT_LITE_SMART_CALIBRATION_MIN_EST_AMBIENT_TEMP G T CALI_MAX_EST_TMP 3PROTECT_LITE_SMART_CALIBRATION_MAX_EST_AMBIENT_TEMP P PROTECT_LITE_EN2PROTECT_LITE_PROTECT_LITE_CTRL_PROTECT_LITE_ENABLE H CAL_EN 1PROTECT_LITE_PROTECT_LITE_CTRL_CALIBRATION_ENABLE H DIAG_EN1PROTECT_LITE_PROTECT_LITE_CTRL_DIAGNOSTICS_ENABLE L CAL_CHECKSUM ,PROTECT_LITE_VAR_ARRAY_CHECK_SUM_CALIBRATION € H
CAL_STATUS /PROTECT_LITE_VAR_ARRAY_IMPEDANCE_MEASURE_STATUS € L CAL_R 5PROTECT_LITE_VAR_ARRAY_MEASURED_IMPEDANCE_CALIBRATION € P CAL_SET_STATUS 3PROTECT_LITE_VAR_ARRAY_IMPEDANCE_THRESH_CALC_STATUS L CAL_R_SELECTED -PROTECT_LITE_VAR_ARRAY_INITIAL_CALI_IMPEDANCE L TEMP_COIL_RATE /PROTECT_LITE_VAR_ARRAY_RATE_OF_COIL_TEMP_CHANGE € H TEMP_EST_COR )PROTECT_LITE_VAR_ARRAY_TEMP_EST_CORRECTED €
H TEMP_COIL_C.PROTECT_LITE_VAR_ARRAY_TEMP_MEASURED_CORRECTED € L FIX_MOD_MAX_EXC.PROTECT_LITE_VAR_ARRAY_FIX_MODEL_MAX_EXCURSION € L
DD_MAX_EXC 0PROTECT_LITE_VAR_ARRAY_DIRECT_DISP_MAX_EXCURSION € P OVERS_REACT_GAIN .PROTECT_LITE_VAR_ARRAY_OVERSIGHT_REACTION_GAIN € < TONE_FLAG PROTECT_LITE_VAR_ARRAY_TONE_FLAG € P MAX_EXC_BEFO_LIM /PROTECT_LITE_VAR_ARRAY_MAX_EXCUR_BEFORE_LIMITER € T
EXC_AFTER_LIM 4PROTECT_LITE_VAR_ARRAY_MAX_EXCUR_VALUE_AFTER_LIMITER € D EXCUR_GAIN_MAX %PROTECT_LITE_VAR_ARRAY_EXCUR_GAIN_MAX € X THERM_OVER_ACT_I 4PROTECT_LITE_VAR_ARRAY_THERM_OVERRIDE_ACTIVATION_IND € P THERM_R_ATT_MIN3PROTECT_LITE_VAR_ARRAY_THERMAL_RATE_ATTENUATION_MIN € L THERM_ATTEN_MIN.PROTECT_LITE_VAR_ARRAY_THERMAL_ATTENUATION_MIN € T CB_THERM_ATT_MIN 3PROTECT_LITE_VAR_ARRAY_COMB_THERMAL_ATTENUATION_MIN € L EXC_GAIN_DIG2MM,PROTECT_LITE_VAR_ARRAY_EXCURSION_GAIN_DIG2MM € H
EXC_OFFSET_MM *PROTECT_LITE_VAR_ARRAY_EXCURSION_OFFSET_MM € ( D
TEMP_COIL_EST $PROTECT_LITE_VAR_ARRAY_TEMP_COIL_EST B T CAL_AMBIENT9PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_CAL_AMBIENT_TEMPERATURE € C D DIAG_F0,PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_Z_CURVE_F0 D X DIAG_F0_STATUS 9PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_Z_CURVE_ANALYSIS_STATUS F d CAL_IMP_MEAS_CAL @PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_MEASURED_IMPEDANCE_CALIBRATION G D CAL_R_OUT +PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_CAL_R_OUT K T DIAG_Z_LOW_DIFF6PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_DIAGNOSTICS_LOW_DIFF L L CAL_RE_EST_GAIN-PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_RE_EST_GAIN M P
CAL_ALPHA_REF 1PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_ALPHA_REFERENCE N H
CAL_TC0_CALIB +PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_TC0_CALIB V P CAL_ZCURVE_F_LOW /PROTECT_LITE_CALIB_DIAG_VAR_ARRAY_Z_CURVE_F_LOW Y \ CALI_EST_AMB_TMP 9PROTECT_LITE_SMART_CALIB_VAR_ARRAY_ESTIMATED_AMBIENT_TEMP ò¸ 8ò PEQ20_1 L PEQ20_1_ENABLE ,PEQ20_1_PEQ20_PEQ20_CTRL_STRUCT_PEQ20_ENABLE € H PEQ20_1_FILTERS)PEQ20_1_PEQ20_PEQ20_FILTERBANK_PEQ20_BAND à ò¸ 9ò PEQ20_2 L PEQ20_2_ENABLE ,PEQ20_2_PEQ20_PEQ20_CTRL_STRUCT_PEQ20_ENABLE € H PEQ20_2_FILTERS)PEQ20_2_PEQ20_PEQ20_FILTERBANK_PEQ20_BAND à òL ò MBDRC / T M_DRC1_LD_OP_LVL 0MBDRC_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € O @
M_DRC1_OP_LVL #MBDRC_DRC_1_STRUCT_DRC_OUTPUT_LEVEL € T T M_DRC2_LD_OP_LVL 0MBDRC_DRC_2_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € t @
M_DRC2_OP_LVL #MBDRC_DRC_2_STRUCT_DRC_OUTPUT_LEVEL € y T M_DRC3_LD_OP_LVL 0MBDRC_DRC_3_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € ™ @
M_DRC3_OP_LVL #MBDRC_DRC_3_STRUCT_DRC_OUTPUT_LEVEL € ž D MBDRC_ENABLE $MBDRC_MBDRC_CTRL_STRUCT_MBDRC_ENABLE € ò˜ ò INPUT_CONDITIONER T IC_EN ?INPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_ENABLE € \ IC_CH_BAL AINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL € d IC_CH_BALSMHINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL_SMOOTH € h IC_MM_XO_ENMINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_MONOMIX_XOVER_ENABLE € d
IC_H_XO_EN JINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_HALF_XOVER_ENABLE € / h IC_PPU_H_XO_BALKINPUT_CONDITIONER_INPUT_CONDITIONER_PPU_CTRL_STRUCT_INP_COND_HALF_XOVER_BAL € ò\ ò ACTISONIC Š < ACTISONIC_ENABLE ACTISONIC_ACTISONIC_ENABLE € ò ò LIMITER T LI_DRC_LD_OP_LVL 2LIMITER_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € ! D
LI_DRC_OP_LVL %LIMITER_DRC_1_STRUCT_DRC_OUTPUT_LEVEL € & D LI_ENABLE *LIMITER_LIMITER_CTRL_STRUCT_LIMITER_ENABLE € ò0 ò
INPUT_ENHANCE \ IE_DRC_LD_OP_LVL 8INPUT_ENHANCE_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € & H
IE_DRC_OP_LVL +INPUT_ENHANCE_DRC_1_STRUCT_DRC_OUTPUT_LEVEL € + X IE_ENABLE 8 TG23_TONE_DIVIDE SDCA_TG23_TONE_DIVIDER ^ @ XU22_FDL_MES_OFF SDCA_XU22_FDL_MESSAGE_OFFSET € ` @ XU22_FDL_MES_LEN SDCA_XU22_FDL_MESSAGE_LENGTH € ò )ò WRITE_DETECT ò¤ #ò EVENT_LOGGER < EVLOG_HEADER EVENT_LOGGER_EVENT_LOG_HEADER € 0 EVLOG_EN EVENT_LOGGER_ENABLED € 8
BUFFER_STATUS EVENT_LOGGER_BUFFER_STATUS € @ EVLOG_ST_OFF EVENT_LOGGER_START_STREAM_OFFSET € 8 WAS_DISABLED EVENT_LOGGER_WAS_DISABLED €
< EVLOG_TS_SHIFT EVENT_LOGGER_TIMESTAMP_SHIFT € òX *ò ASP_MIXER 8 ASP_MIX_ENABLE ASP_MIXER_ASP_MIX_ENABLE € ò\ B SHORT_DETECT 8 SHORT_DETECTED SHORT_DETECT_SHORT_DETECTED € òÔ 3ò VMON_SYNTHESIS , ENABLE VMON_SYNTHESIS_ENABLE † P VMS_AC_MOD_IMAX3VMON_SYNTHESIS_ANALOG_CLIPPING_MODULATION_INDEX_MAX ‡ P VMS_AC_INT_R 0VMON_SYNTHESIS_ANALOG_CLIPPING_INTERNAL_RESISTOR ˆ P VMS_AC_EXT_R 0VMON_SYNTHESIS_ANALOG_CLIPPING_EXTERNAL_RESISTOR ‰ L
VMS_AC_LOAD_R ,VMON_SYNTHESIS_ANALOG_CLIPPING_LOAD_RESISTOR Š L VMS_IMC_CAL_ST .VMON_SYNTHESIS_IMON_CALIBRATION_IMON_CAL_STATE ‹ P VMS_IMC_CAL_LN 2VMON_SYNTHESIS_IMON_CALIBRATION_CALIBRATION_LENGTH Œ P VMS_IMC_COR_MAX3VMON_SYNTHESIS_IMON_CALIBRATION_IMON_CORRECTION_MAX L VMS_IMC_APT_RATE *VMON_SYNTHESIS_IMON_CALIBRATION_ADAPT_RATE ` VMS_IMC_SINE_THR >VMON_SYNTHESIS_IMON_CALIBRATION_SINEGENERATORSENSE_0_THRESHOLD ’ P VMS_IMC_IMON_COR /VMON_SYNTHESIS_IMON_CALIBRATION_IMON_CORRECTION “ 8 VMON_SCALING VMON_SYNTHESIS_VMON_SCALING ” 8 IMON_SCALING VMON_SYNTHESIS_IMON_SCALING • @ ERROR_VOL_ATTACK VMON_SYNTHESIS_ERROR_VOL_ATTACK – @ VMS_ERR_VOL_RLS VMON_SYNTHESIS_ERROR_VOL_RELEASE òÔ 4ò BOOT_BEEP < BOOT_BEEP_ENABLE BOOT_BEEP_BOOT_BEEP_ENABLE € 4
DSP_BEEP_FREQ BOOT_BEEP_DSP_BEEP_FREQ € 8 DSP_BEEP_LEVEL BOOT_BEEP_DSP_BEEP_LEVEL € 8 BB_DSP_BEEP_DURBOOT_BEEP_DSP_BEEP_DURATION € 8 GPIO_BEEP_FREQ BOOT_BEEP_GPIO_BEEP_FREQ € 8 GPIO_BEEP_LEVELBOOT_BEEP_GPIO_BEEP_LEVEL € 4 BEEP_PENDING BOOT_BEEP_BEEP_PENDING € ò 1ò
TWEETER_XOVER ò8 0ò TWEETER_LIMITER \ TLI_DRC_LD_OP_LV :TWEETER_LIMITER_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL € ! L TLI_DRC_OP_LVL -TWEETER_LIMITER_DRC_1_STRUCT_DRC_OUTPUT_LEVEL € & \
TLI_ENABLE BTWEETER_LIMITER_TWEETER_LIMITER_CTRL_STRUCT_TWEETER_LIMITER_ENABLE € ò 5ò TWEETER_ENHANCE ò< 7ò SWDE H ( SWDE_ENSWDE_SWDE_ENABLE ,
SWDE_SW_EN SWDE_SWDE_SW_ENABLE ,
SWDE_DE_EN SWDE_SWDE_DE_ENABLE 8 SWDE_SW_M_F1_B0SWDE_ST_WIDE_MID_FILT_1_B0 8 SWDE_SW_M_F1_B1SWDE_ST_WIDE_MID_FILT_1_B1 8 SWDE_SW_M_F1_B2SWDE_ST_WIDE_MID_FILT_1_B2 < SWDE_SW_M_F1_MA1 SWDE_ST_WIDE_MID_FILT_1_MA1 < SWDE_SW_M_F1_MA2 SWDE_ST_WIDE_MID_FILT_1_MA2 8 SWDE_SW_M_F2_B0SWDE_ST_WIDE_MID_FILT_2_B0 8 SWDE_SW_M_F2_B1SWDE_ST_WIDE_MID_FILT_2_B1
8 SWDE_SW_M_F2_B2SWDE_ST_WIDE_MID_FILT_2_B2 < SWDE_SW_M_F2_MA1 SWDE_ST_WIDE_MID_FILT_2_MA1 < SWDE_SW_M_F2_MA2 SWDE_ST_WIDE_MID_FILT_2_MA2
8 SWDE_SW_M_F3_B0SWDE_ST_WIDE_MID_FILT_3_B0 8 SWDE_SW_M_F3_B1SWDE_ST_WIDE_MID_FILT_3_B1 8 SWDE_SW_M_F3_B2SWDE_ST_WIDE_MID_FILT_3_B2 < SWDE_SW_M_F3_MA1 SWDE_ST_WIDE_MID_FILT_3_MA1 < SWDE_SW_M_F3_MA2 SWDE_ST_WIDE_MID_FILT_3_MA2 8 SWDE_SW_S_F1_B0SWDE_ST_WIDE_SIDE_FILT_1_B0 8 SWDE_SW_S_F1_B1SWDE_ST_WIDE_SIDE_FILT_1_B1 8 SWDE_SW_S_F1_B2SWDE_ST_WIDE_SIDE_FILT_1_B2 @ SWDE_SW_S_F1_MA1 SWDE_ST_WIDE_SIDE_FILT_1_MA1 @ SWDE_SW_S_F1_MA2 SWDE_ST_WIDE_SIDE_FILT_1_MA2 8 SWDE_SW_S_F2_B0SWDE_ST_WIDE_SIDE_FILT_2_B0 8 SWDE_SW_S_F2_B1SWDE_ST_WIDE_SIDE_FILT_2_B1 8 SWDE_SW_S_F2_B2SWDE_ST_WIDE_SIDE_FILT_2_B2 @ SWDE_SW_S_F2_MA1 SWDE_ST_WIDE_SIDE_FILT_2_MA1 @ SWDE_SW_S_F2_MA2 SWDE_ST_WIDE_SIDE_FILT_2_MA2 8 SWDE_SW_S_F3_B0SWDE_ST_WIDE_SIDE_FILT_3_B0 8 SWDE_SW_S_F3_B1SWDE_ST_WIDE_SIDE_FILT_3_B1 8 SWDE_SW_S_F3_B2SWDE_ST_WIDE_SIDE_FILT_3_B2 @ SWDE_SW_S_F3_MA1 SWDE_ST_WIDE_SIDE_FILT_3_MA1 @ SWDE_SW_S_F3_MA2 SWDE_ST_WIDE_SIDE_FILT_3_MA2 ! 4 SWDE_SW_M_SCALESWDE_ST_WIDE_MID_SCALE " 4 SWDE_SW_M_SHIFTSWDE_ST_WIDE_MID_SHIFT # 4 SWDE_SW_S_SCALESWDE_ST_WIDE_SIDE_SCALE $ 4 SWDE_SW_S_SHIFTSWDE_ST_WIDE_SIDE_SHIFT % 8 SWDE_DE_M_F1_B0SWDE_D_ENH_MID_FILT_1_B0 & 8 SWDE_DE_M_F1_B1SWDE_D_ENH_MID_FILT_1_B1 ' 8 SWDE_DE_M_F1_B2SWDE_D_ENH_MID_FILT_1_B2 ( < SWDE_DE_M_F1_MA1 SWDE_D_ENH_MID_FILT_1_MA1 ) < SWDE_DE_M_F1_MA2 SWDE_D_ENH_MID_FILT_1_MA2 * 8 SWDE_DE_M_F2_B0SWDE_D_ENH_MID_FILT_2_B0 + 8 SWDE_DE_M_F2_B1SWDE_D_ENH_MID_FILT_2_B1 , 8 SWDE_DE_M_F2_B2SWDE_D_ENH_MID_FILT_2_B2 - < SWDE_DE_M_F2_MA1 SWDE_D_ENH_MID_FILT_2_MA1 . < SWDE_DE_M_F2_MA2 SWDE_D_ENH_MID_FILT_2_MA2 / 8 SWDE_DE_M_F3_B0SWDE_D_ENH_MID_FILT_3_B0 0 8 SWDE_DE_M_F3_B1SWDE_D_ENH_MID_FILT_3_B1 1 8 SWDE_DE_M_F3_B2SWDE_D_ENH_MID_FILT_3_B2 2 < SWDE_DE_M_F3_MA1 SWDE_D_ENH_MID_FILT_3_MA1 3 < SWDE_DE_M_F3_MA2 SWDE_D_ENH_MID_FILT_3_MA2 4 8 SWDE_DE_S_F1_B0SWDE_D_ENH_SIDE_FILT_1_B0 5 8 SWDE_DE_S_F1_B1SWDE_D_ENH_SIDE_FILT_1_B1 6 8 SWDE_DE_S_F1_B2SWDE_D_ENH_SIDE_FILT_1_B2 7 < SWDE_DE_S_F1_MA1 SWDE_D_ENH_SIDE_FILT_1_MA1 8 < SWDE_DE_S_F1_MA2 SWDE_D_ENH_SIDE_FILT_1_MA2 9 8 SWDE_DE_S_F2_B0SWDE_D_ENH_SIDE_FILT_2_B0 : 8 SWDE_DE_S_F2_B1SWDE_D_ENH_SIDE_FILT_2_B1 ; 8 SWDE_DE_S_F2_B2SWDE_D_ENH_SIDE_FILT_2_B2 < < SWDE_DE_S_F2_MA1 SWDE_D_ENH_SIDE_FILT_2_MA1 = < SWDE_DE_S_F2_MA2 SWDE_D_ENH_SIDE_FILT_2_MA2 > 8 SWDE_DE_S_F3_B0SWDE_D_ENH_SIDE_FILT_3_B0 ? 8 SWDE_DE_S_F3_B1SWDE_D_ENH_SIDE_FILT_3_B1 @ 8 SWDE_DE_S_F3_B2SWDE_D_ENH_SIDE_FILT_3_B2 A < SWDE_DE_S_v3_MA1 SWDE_D_ENH_SIDE_FILT_3_MA1 B < SWDE_DE_S_F3_MA2 SWDE_D_ENH_SIDE_FILT_3_MA2 C 4 SWDE_DE_M_SCALESWDE_D_ENH_MID_SCALE D 4 SWDE_DE_M_SHIFTSWDE_D_ENH_MID_SHIFT E 4 SWDE_DE_S_SCALESWDE_D_ENH_SIDE_SCALE F 4 SWDE_DE_S_SHIFTSWDE_D_ENH_SIDE_SHIFT I 0 SWDE_XFADE_BAL SWDE_SWDE_BALANCE ò€ /ò SHARED_PATCHING_STRUCTURE P SPTCH_MD_SLW_FRM -SHARED_PATCHING_STRUCTURE_MBDRC_SLEW_N_FRAMES