WMFW( % ; L =h 0 Mon 02 Jun 2025 14:12:04 Central Daylight Time $ H +
*
$ 8 0 \ 0
4
+ b @ j
H d Z 6 M ( ( $
q ) ' & R " !
) # *
' +
, 6 B ( . = - 8 . + ( 1 0 0 5 7 J : 4 8 ~ 9
~ / 3 : ޭ -\ $ : | W w !O `@ aO pP P@ P
HtH D a!К@ @
!HHb՚Ԛ@Ԛ@H
HP0@U@H@r H \]\ w ilљuݙ t z ! P !O n p@ ` @@ &0 P nɐ^> @ $ H O @@ O} @ @` @ @ @ `O 1 L 6 @ AO}n @ x6 @b Ol
y!
Y)QO n, )! @D A i@ @#)
zG)@) D) z
hِ@@mX c)A @O Oҙz@
z G @* ) ̯a)D )։ O ) ,)**-a))a焙*1 )ny@ @^ p PO ~R @ 6 - nx
i =
)Q_QOp
,` Oa__; UB 6 l
ל O @ ) ) % Ϲ OA @ ! y
z!@O6!5p @6 1 n xO_
lй / ^ u
) r_Q
4)1_i O AVa__b R_8 QI b P ת @@%n$ mf@
0JaJ ViAh0i V0 Ahi Vh0 AVi h0 @ 0P0 #
pH' F Q0 P m P0H%!0 F 0 p @ !O PO ʚA a b b&a @ Y _ r @ @ D I/OI / @OI I // @ @&B ',F@ 0 ( KO @'# ! p : @ : : :@ I /Q n @ n A '! ` ! P C: O (6 L | ; ; ;P P )t_a_`C #AӞ
0F P
& 6 f ` 60 _ 2A @`?0 I@ ) ' I OO @q n ! d 0
@ (V p z @ vO O؏@ ! p z N@ D )Oً8Qns T)O @\0 @ O !
"! !0)F
[@ ! O @4
00
Lٰ 8$ٰ 4 L1ظF !@L1HY `d apd
Om B@Im T@Y@ )$%&`b~ڋ_~ia\nl a#ʅ s + vɁ0
0%Q@0 % C @ o֏; !0 J@֞\ Ѫ mѷ # O e @ 9IKd! FQS
(@z!i%i
7f v w0
(%f!i 7%m {lTTё!aOe
xP %5X' l '1a U %Q~
\ o vȁ \֞ m"
i eO D%HPXȗ !i
(o%v0 ڏ@ !i
(o%v@mTO@!a%e e @ $
Hn%% I( I & J &
IH I % h. , U@T!q@%(* I % I %
I %h.@ h.A Pπ C@F|,ALMyl5LN
R 2 1 %M 9O &(X( hr(m%J v(@x a%mx (Z&h r%J(m@[ vT (@x a%mx TEO@ 0Fhm Q'd}%A$r9Ik]!% (h\h
m>!m nDI ak% О"P$h r%J(m@[ vT d iK a%OኀP` @ qhm Ȝ 'a)i%q$yG& ib@ m hh
(>\m mn!DY r '@ A & ( hr(m%J@[ v T@x(x x h Q
ChH8 h &(
FF9hr`m,XX v(Ix !emٰ &(F9h
rFm,XX`@[Бv Tx (Ieَ!m`OP Jq@hm @ FIRMWARE_CS35L56 4 FW_HL_STT FIRMWARE_CS35L56_HALO_STATE <
FW_HL_HARTBAT FIRMWARE_CS35L56_HALO_HEARTBEAT 4 FW_PWR_MD FIRMWARE_CS35L56_POWER_MODE <
FW_ADO_BLK_SZ FIRMWARE_CS35L56_AUDIO_BLK_SIZE 8 FW_RFCLK_SRC FIRMWARE_CS35L56_REFCLK_SRC
D FW_PLL_RFCLK_FRQ FIRMWARE_CS35L56_PLL_REFCLK_FREQ D FW_PLL_MCLK_FRQ%FIRMWARE_CS35L56_REFCLK_PLL_FREQ_MCLK 0 FW_I2S_EN FIRMWARE_CS35L56_I2S_EN 8 FW_BOT_RASN FIRMWARE_CS35L56_BOOT_REASON @
FW_REFCLK_DET "FIRMWARE_CS35L56_REFCLK_DETECT_32K < FW_HW_CLCK_STT FIRMWARE_CS35L56_HW_CLOCK_STATE @ FW_CP_MTR_ENBL !FIRMWARE_CS35L56_CPU_METER_ENABLE D FW_MPS_OVRRN_FLG "FIRMWARE_CS35L56_MIPS_OVERRUN_FLAG D FW_MIPS_OR_HBN $FIRMWARE_CS35L56_MIPS_OVERRUN_HB_NUM AUDIO_SYSTEM 4
AS_ADO_STT AUDIO_SYSTEM_AUDIO_STATE 0
AS_LST_CMD AUDIO_SYSTEM_LAST_CMD H STRM_TO_SYNTH_DN &AUDIO_SYSTEM_STRM_ACTIVE_TO_SYNTH_DONE
H
SYNTH_TO_STRM *AUDIO_SYSTEM_SYNTH_ACTIVE_TO_STREAM_ACTIVE @
PLL_RS_REQ &AUDIO_SYSTEM_AMP_PLL_UNLOCK_RESYNC_REQ H
STRM_TO_SYNTH *AUDIO_SYSTEM_STREAM_ACTIVE_TO_SYNTH_ACTIVE ( AS_ERRRAUDIO_SYSTEM_ERROR 8
AS_PAK_CP_LAD AUDIO_SYSTEM_PEAK_CPU_LOAD < AS_CRRNT_CP_LAD AUDIO_SYSTEM_CURRENT_CPU_LOAD @ AS_SYNTHSS_ENBLD AUDIO_SYSTEM_SYNTHESIS_ENABLED $ 4 AS_ADO_STTSAUDIO_SYSTEM_AUDIO_STATUS % 0 AS_PRJCT_IDAUDIO_SYSTEM_PROJECT_ID & 0 AS_CHNNL_IDAUDIO_SYSTEM_CHANNEL_ID ' 8 AS_SNPSHT_ID AUDIO_SYSTEM_SNAPSHOT_ID \ ACTISONIC < ACTISONIC_ENABLE ACTISONIC_ACTISONIC_ENABLE CLIP_DETECT INPUT_CONDITIONER T IC_EN ?INPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_ENABLE \ IC_CH_BAL AINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL d IC_CH_BALSMHINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL_SMOOTH h IC_MM_XO_ENMINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_MONOMIX_XOVER_ENABLE d
IC_H_XO_EN JINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_HALF_XOVER_ENABLE / h IC_PPU_H_XO_BALKINPUT_CONDITIONER_INPUT_CONDITIONER_PPU_CTRL_STRUCT_INP_COND_HALF_XOVER_BAL 0
INPUT_ENHANCE \ IE_DRC_LD_OP_LVL 8INPUT_ENHANCE_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL & H
IE_DRC_OP_LVL +INPUT_ENHANCE_DRC_1_STRUCT_DRC_OUTPUT_LEVEL + X IE_ENABLE < XU22_MR_BYPASS SDCA_XU22_MAIN_RENDER_BYPASS C 4 XU22_FDL_STATUSSDCA_XU22_FDL_STATUS D 8 XU22_FDL_SET_IND SDCA_XU22_FDL_SET_INDEX E < XU22_FDL_HOS_REQ SDCA_XU22_FDL_HOST_REQUEST F @ XU24_SPK_SNS_BYP SDCA_XU24_SPEAKER_SENSE_BYPASS H @ CS21_MR_SFI'SDCA_CS21_MAIN_RENDER_SAMPLE_FREQ_INDEX J @ CS24_SNS_SFI !SDCA_CS24_SENSE_SAMPLE_FREQ_INDEX L D CS25_REF_SFI %SDCA_CS25_REFERENCE_SAMPLE_FREQ_INDEX N H CS26_ULTRASO_SFI &SDCA_CS26_ULTRASONIC_SAMPLE_FREQ_INDEX O @ PDE22_MR_REQ_PS#SDCA_PDE22_MAIN_RENDER_REQUESTED_PS P @ PDE22_MR_ACT_PS SDCA_PDE22_MAIN_RENDER_ACTUAL_PS Q @ PDE24_SNS_REQ_PS SDCA_PDE24_SENSE_REQUESTED_PS R < PDE24_SNS_ACT_PS SDCA_PDE24_SENSE_ACTUAL_PS S D PDE23_TRD_REQ_PS "SDCA_PDE23_TRANSDUCER_REQUESTED_PS T @ PDE23_TRD_ACT_PS SDCA_PDE23_TRANSDUCER_ACTUAL_PS W 8 TG23_TONE_DIVIDE SDCA_TG23_TONE_DIVIDER @ XU22_FDL_MES_OFF SDCA_XU22_FDL_MESSAGE_OFFSET @ XU22_FDL_MES_LEN SDCA_XU22_FDL_MESSAGE_LENGTH @ ! PPU (
PPU_ENABLE PPU_PPU_ENABLE # EVENT_LOGGER < EVLOG_HEADER EVENT_LOGGER_EVENT_LOG_HEADER 0 EVLOG_EN EVENT_LOGGER_ENABLED 8
BUFFER_STATUS EVENT_LOGGER_BUFFER_STATUS @ EVLOG_ST_OFF EVENT_LOGGER_START_STREAM_OFFSET 8 WAS_DISABLED EVENT_LOGGER_WAS_DISABLED
< EVLOG_TS_SHIFT EVENT_LOGGER_TIMESTAMP_SHIFT X * ASP_MIXER 8 ASP_MIX_ENABLE ASP_MIXER_ASP_MIX_ENABLE + AUDIO_WAVETABLE , BOOSTEMP H bt_en 2BOOSTEMP_BOOSTEMP_CTRL_STRUCT_FIRMWARE_BOOSTEMP_EN 4 8 bt_rspk"BOOSTEMP_BOOSTEMP_CTRL_STRUCT_RSPK 5 H bt_temp_est,BOOSTEMP_BOOSTEMP_CTRL_STRUCT_BOOST_TEMP_EST \ B SHORT_DETECT 8 SHORT_DETECTED SHORT_DETECT_SHORT_DETECTED
EVENT_HANDLER GPIO - AUTO_CALIBRATION
AC_SGS_THRESH sAUTO_CALIBRATION_PICL_RESISTANCE_CALIBRATION_RX_CMPST_0_Z_MEASURE_PILOT_TONE_CMPST_0_SINEGENERATORSENSE_0_THRESHOLD T AC_R1 8 SWDE_DE_S_F3_B0SWDE_D_ENH_SIDE_FILT_3_B0 ? 8 SWDE_DE_S_F3_B1SWDE_D_ENH_SIDE_FILT_3_B1 @ 8 SWDE_DE_S_F3_B2SWDE_D_ENH_SIDE_FILT_3_B2 A < SWDE_DE_S_v3_MA1 SWDE_D_ENH_SIDE_FILT_3_MA1 B < SWDE_DE_S_F3_MA2 SWDE_D_ENH_SIDE_FILT_3_MA2 C 4 SWDE_DE_M_SCALESWDE_D_ENH_MID_SCALE D 4 SWDE_DE_M_SHIFTSWDE_D_ENH_MID_SHIFT E 4 SWDE_DE_S_SCALESWDE_D_ENH_SIDE_SCALE F 4 SWDE_DE_S_SHIFTSWDE_D_ENH_SIDE_SHIFT I 0 SWDE_XFADE_BAL SWDE_SWDE_BALANCE 4 BOOT_BEEP < BOOT_BEEP_ENABLE BOOT_BEEP_BOOT_BEEP_ENABLE 4
DSP_BEEP_FREQ BOOT_BEEP_DSP_BEEP_FREQ 8 DSP_BEEP_LEVEL BOOT_BEEP_DSP_BEEP_LEVEL 8 bb_dsp_beep_durBOOT_BEEP_DSP_BEEP_DURATION 4
GPI_BEEP_FREQ BOOT_BEEP_GPI_BEEP_FREQ 8 GPI_BEEP_LEVEL BOOT_BEEP_GPI_BEEP_LEVEL 8 bb_gpi_beep_durBOOT_BEEP_GPI_BEEP_DURATION 4 BEEP_PENDING BOOT_BEEP_BEEP_PENDING h 8 PEQ20_1 L PEQ20_1_ENABLE ,PEQ20_1_PEQ20_PEQ20_CTRL_STRUCT_PEQ20_ENABLE h 9 PEQ20_2 L PEQ20_2_ENABLE ,PEQ20_2_PEQ20_PEQ20_CTRL_STRUCT_PEQ20_ENABLE / SHARED_PATCHING_STRUCTURE P SPTCH_MD_SLW_FRM -SHARED_PATCHING_STRUCTURE_MBDRC_SLEW_N_FRAMES